projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d20e971) | patch
write_cxxrtl: elide wires for results of comb cells used once.
authorwhitequark <whitequark@whitequark.org>
Mon, 9 Dec 2019 19:05:52 +0000 (19:05 +0000)
committerwhitequark <whitequark@whitequark.org>
Thu, 9 Apr 2020 04:08:36 +0000 (04:08 +0000)
commitd6d727342112eb89451407bd1d9954b8279bd015
treeda9ea2ea329a0f7e6f974f58573f88c9729e6ebdtree
parentd20e971725a780458ccd18d08be7ecfb67884eafcommit | diff
write_cxxrtl: elide wires for results of comb cells used once.

This results in massive gains in performance, equally massive
reduction in compile time, and improved readability.
backends/cxxrtl/cxxrtl.cc diff | blob | history