projects / libreriscv.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1ae19d1) | patch
restore ECP5_FPGA.mdwn, ft232r_jtag_wires.jpg, ulx3s_fpga_jtag_wires.jpg
authorcolepoirier <colepoirier@gmail.com>
Sun, 11 Apr 2021 04:24:12 +0000 (21:24 -0700)
committercolepoirier <colepoirier@gmail.com>
Sun, 11 Apr 2021 04:24:12 +0000 (21:24 -0700)
commitd7d55b69271a3199e2a3e8d4d450751567c75e31
treeb65efe3b2c372f622ec04ee09e44df9710e57a4ctree
parent1ae19d170492e0d4b0d598f69d47863b8aa18f14commit | diff
restore ECP5_FPGA.mdwn, ft232r_jtag_wires.jpg, ulx3s_fpga_jtag_wires.jpg
to commit 9c9a0a0d42cb752c94fa4e0a8b34ff21c017cf19 to correct erroneous
removal of the red VCC wire in images and the reference material on the
wiki markdown
HDL_workflow/ECP5_FPGA.mdwn diff | blob | history
HDL_workflow/ft232r_jtag_wires.jpg diff | blob | history
HDL_workflow/ulx3s_fpga_jtag_wires.jpg diff | blob | history
http://libre-riscv.org ikiwiki