projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: bb7667a) | patch
[xcc,sim] Eliminated slori instruction
authorAndrew Waterman <waterman@ubuntu.(none)>
Mon, 23 Aug 2010 04:25:59 +0000 (21:25 -0700)
committerAndrew Waterman <waterman@ubuntu.(none)>
Mon, 23 Aug 2010 04:25:59 +0000 (21:25 -0700)
commitd81bcf723e6258361a07ef849d4017901e225bcd
tree5fd44f7c0be0cd05a1c9ef1217e95c3c2d0f96aetree
parentbb7667a4d1ce733e9fc4b48a28d19ff686f0d2b4commit | diff
[xcc,sim] Eliminated slori instruction

the "li" macro in RISC-V assembly isn't as efficient anymore for 64b
constants, and "la" doesn't work for 64b addresses with ".set noat".
But it's worth it to remove an ugly instruction.
riscv/execute.h diff | blob | history
Simple-V augmented version of spike