projects / libre-riscv-dev.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: df02f41) | patch
[libre-riscv-dev] [Bug 336] ALU CompUnit needs to recognise that RA (src1) can be...
authorbugzilla-daemon <bugzilla-daemon@libre-soc.org>
Mon, 25 May 2020 04:05:03 +0000 (04:05 +0000)
committerlibre-riscv-dev <libre-riscv-dev@lists.libre-riscv.org>
Mon, 25 May 2020 04:05:04 +0000 (05:05 +0100)
commitd9493ba58eaf3174d5e7df2ef91a784979f51b42
treef70f95e201cfcc70ebad786bb5de9143d130b35btree
parentdf02f41e1056b2915172b93123ca72d49602c1e7commit | diff
[libre-riscv-dev] [Bug 336] ALU CompUnit needs to recognise that RA (src1) can be zero
3e/17ab440b910bcd648fb49ebd57244349512a18 [new file with mode: 0644] blob
Libre RISC-V Mailing list Archives (accessible via public-inbox)