projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 191671a) | patch
Add debug_module bus device.
authorTim Newsome <tim@sifive.com>
Sun, 24 Apr 2016 15:54:19 +0000 (08:54 -0700)
committerTim Newsome <tim@sifive.com>
Mon, 23 May 2016 19:12:11 +0000 (12:12 -0700)
commitd999dfc0d41a119730ff8944d37dbee88bf99723
tree2268c9d7d5f122fb81253d10bd05901eaff0ff62tree
parent191671a2015136c429394fd3051e4a9c1ff45352commit | diff
Add debug_module bus device.

This should replace the ROM hack I implemented earlier, but for now both
exist together.

Back to the point where gdb connects, core jumps to ROM->RAM->ROM.
18 files changed:
debug_rom/Makefile diff | blob | history
debug_rom/debug_rom.S diff | blob | history
debug_rom/debug_rom.h diff | blob | history
riscv/debug_module.cc [new file with mode: 0644] blob
riscv/debug_module.h [new file with mode: 0644] blob
riscv/decode.h diff | blob | history
riscv/devices.cc diff | blob | history
riscv/devices.h diff | blob | history
riscv/execute.cc diff | blob | history
riscv/gdbserver.cc diff | blob | history
riscv/gdbserver.h diff | blob | history
riscv/mmu.cc diff | blob | history
riscv/mmu.h diff | blob | history
riscv/processor.cc diff | blob | history
riscv/processor.h diff | blob | history
riscv/riscv.mk.in diff | blob | history
riscv/sim.cc diff | blob | history
riscv/sim.h diff | blob | history
Simple-V augmented version of spike