projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 81a457c) | patch
Add $dlatch support to write_verilog
authorClifford Wolf <clifford@clifford.at>
Sun, 22 Apr 2018 14:03:26 +0000 (16:03 +0200)
committerClifford Wolf <clifford@clifford.at>
Sun, 22 Apr 2018 14:03:26 +0000 (16:03 +0200)
commitd9a2b43014696fe07c96c822b1009503d052ffc4
treebddec20ed04eb2fe1a9e2f4cff8844e1167c2363tree
parent81a457c4a68937f8edb4c48ca5a5de86b5c05769commit | diff
Add $dlatch support to write_verilog

Signed-off-by: Clifford Wolf <clifford@clifford.at>
backends/verilog/verilog_backend.cc diff | blob | history