git.libre-soc.org Git - gem5.git/commit

projects / gem5.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: cf826ae) | patch

author	Steve Reinhardt <stever@eecs.umich.edu>
	Fri, 26 May 2006 17:48:35 +0000 (13:48 -0400)
committer	Steve Reinhardt <stever@eecs.umich.edu>
	Fri, 26 May 2006 17:48:35 +0000 (13:48 -0400)
commit	da6a7b1263cf624790f06a5f944366fb113dffc8
tree	16110f2f8efa8b98a42d3b85c43a3a7b8ae1f1ce	tree
parent	cf826ae296a4277bdf2ce46e4484295efde5a3c2	commit \| diff

Add names to memory Port objects for tracing.

--HG--
extra : convert_revision : ddf30084e343e8656e4812ab20356292b35507ee

16 files changed:

src/cpu/cpu_exec_context.cc		diff \| blob \| history
src/cpu/simple/atomic.cc		diff \| blob \| history
src/cpu/simple/atomic.hh		diff \| blob \| history
src/cpu/simple/timing.hh		diff \| blob \| history
src/dev/io_device.cc		diff \| blob \| history
src/mem/bridge.hh		diff \| blob \| history
src/mem/bus.cc		diff \| blob \| history
src/mem/bus.hh		diff \| blob \| history
src/mem/physical.cc		diff \| blob \| history
src/mem/physical.hh		diff \| blob \| history
src/mem/port.hh		diff \| blob \| history
src/mem/translating_port.cc		diff \| blob \| history
src/mem/translating_port.hh		diff \| blob \| history
src/mem/vport.hh		diff \| blob \| history
src/sim/process.cc		diff \| blob \| history
src/sim/system.cc		diff \| blob \| history