projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 438a337) | patch
Don't force load trigger timing to After
authorAndrew Waterman <waterman@cs.berkeley.edu>
Mon, 10 Oct 2016 20:32:25 +0000 (13:32 -0700)
committerAndrew Waterman <waterman@cs.berkeley.edu>
Mon, 10 Oct 2016 20:32:25 +0000 (13:32 -0700)
commitdb6051f2001243e5132f224ece06753aff85748d
tree4ffa76d02289fe334adef425f628e21423ea7c52tree
parent438a337fa09a0a81789730393b99913750d2fe08commit | diff
Don't force load trigger timing to After

Allow the CSR writer to make the choice.

@timsifive @colinschmidt this fixes the failing rv64mi-p-breakpoint test.
riscv/processor.cc diff | blob | history
Simple-V augmented version of spike