projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 50e857e) | patch
sdram/module: add P3R1GE4JGF DDR2 (Atlys) and MT41J128M16 DDR3 (Opsis, Novena) modules.
authorFlorent Kermarrec <florent@enjoy-digital.fr>
Sat, 22 Aug 2015 10:42:44 +0000 (12:42 +0200)
committerFlorent Kermarrec <florent@enjoy-digital.fr>
Sat, 22 Aug 2015 10:42:44 +0000 (12:42 +0200)
commitde87d65f684758cd0d98dd8a1970d9a40bb7f32a
treef3106fc71542cf1bb4f2917be3bdf5711f0de515tree
parent50e857e99c3cfc70c5b5d1c6c3df44be507177f4commit | diff
sdram/module: add P3R1GE4JGF DDR2 (Atlys) and MT41J128M16 DDR3 (Opsis, Novena) modules.
misoclib/mem/sdram/module.py diff | blob | history