projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b1fb2d5) | patch
system-arm: Initialize ICC_SRE_EL3 register of all CPUs
authorChun-Chen TK Hsu <chunchenhsu@google.com>
Tue, 8 Oct 2019 11:02:33 +0000 (19:02 +0800)
committerChun-Chen TK Hsu <chunchenhsu@google.com>
Wed, 9 Oct 2019 03:45:47 +0000 (03:45 +0000)
commite1a97946510dd5551f2adf4d7367a954cb34330b
treebb887135f0581a1ea8681c7ebf4e35e2119df317tree
parentb1fb2d55c598d89e5a29c569da546b74f99a8bbccommit | diff
system-arm: Initialize ICC_SRE_EL3 register of all CPUs

Fix a bug that only CPU0 initialized ICC_SRE_EL3 register.

Change-Id: I625c9a25bada80b864e5eb5a8b8be14ee324b801
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/21539
Tested-by: kokoro <noreply+kokoro@google.com>
Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com>
system/arm/aarch64_bootloader/boot.S diff | blob | history