projects / binutils-gdb.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ddd44b7) | patch
Add testsuite for the PRU simulator port
authorDimitar Dimitrov <dimitar@dinux.eu>
Mon, 23 Sep 2019 16:55:43 +0000 (17:55 +0100)
committerAndrew Burgess <andrew.burgess@embecosm.com>
Mon, 23 Sep 2019 21:11:16 +0000 (22:11 +0100)
commite2e9097bd21406f09fdf57fee0d99e6b45de61b6
tree75d59fd74ae9e08221b67696bda85829fad5d593tree
parentddd44b7053386b82769c27c871a08c72e589e93ecommit | diff
Add testsuite for the PRU simulator port

sim/testsuite/ChangeLog:

* configure: Regenerate.

sim/testsuite/sim/pru/ChangeLog:

* add.s: New test.
* allinsn.exp: New file.
* dmem-zero-pass.s: New test.
* dmem-zero-trap.s: New test.
* dram.s: New test.
* jmp.s: New test.
* loop-imm.s: New test.
* loop-reg.s: New test.
* mul.s: New test.
* subreg.s: New test.
* testutils.inc: New file.
14 files changed:
sim/testsuite/ChangeLog diff | blob | history
sim/testsuite/configure diff | blob | history
sim/testsuite/sim/pru/ChangeLog [new file with mode: 0644] blob
sim/testsuite/sim/pru/add.s [new file with mode: 0644] blob
sim/testsuite/sim/pru/allinsn.exp [new file with mode: 0644] blob
sim/testsuite/sim/pru/dmem-zero-pass.s [new file with mode: 0644] blob
sim/testsuite/sim/pru/dmem-zero-trap.s [new file with mode: 0644] blob
sim/testsuite/sim/pru/dram.s [new file with mode: 0644] blob
sim/testsuite/sim/pru/jmp.s [new file with mode: 0644] blob
sim/testsuite/sim/pru/loop-imm.s [new file with mode: 0644] blob
sim/testsuite/sim/pru/loop-reg.s [new file with mode: 0644] blob
sim/testsuite/sim/pru/mul.s [new file with mode: 0644] blob
sim/testsuite/sim/pru/subreg.s [new file with mode: 0644] blob
sim/testsuite/sim/pru/testutils.inc [new file with mode: 0644] blob