projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ad4329b) | patch
remembered that the use of sv registers have to be loop-incremented separately
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 26 Sep 2018 15:09:42 +0000 (16:09 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 26 Sep 2018 15:09:42 +0000 (16:09 +0100)
commite2fd8dfd141a596242c7c71311c2daebae29d9cb
tree868dbafd6230f802876472f22993641c6ccfbc41tree
parentad4329be9ba00d13a992d98a6a89f5ca24977094commit | diff
remembered that the use of sv registers have to be loop-incremented separately

the SV parallelism loop has to respect whether each *individual* register
is a vector or a scalar.
riscv/insn_template_sv.cc diff | blob | history
riscv/sv.cc diff | blob | history
riscv/sv_decode.h diff | blob | history
Simple-V augmented version of spike