projects / litex.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f477021) | patch
soc_core: additional csr_alignment follow-up fixes
authorGabriel L. Somlo <gsomlo@gmail.com>
Mon, 8 Jul 2019 13:43:40 +0000 (09:43 -0400)
committerGabriel L. Somlo <gsomlo@gmail.com>
Mon, 8 Jul 2019 14:15:14 +0000 (10:15 -0400)
commite42f33ede1025438a175321d4e8cb9a372397070
treed68c7add8d4c047f476d91b6fb95e943bd5f7561tree
parentf4770219fa87640a61328ec92a9b2ceef40efe03commit | diff
soc_core: additional csr_alignment follow-up fixes

- Update a few additional places to use DFII_ADDR_SHIFT instead of
  a hard-coded 4, which assumed 32-bit alignment.

- Force 64-bit alignment Rocket -- the only supported configuration!

This is a fixup for commit f4770219, tested on Rocket and 64bit Linux.

Signed-off-by: Gabriel Somlo <gsomlo@gmail.com>
litex/soc/integration/soc_core.py diff | blob | history
litex/soc/software/bios/sdram.c diff | blob | history
litex/soc/software/libbase/id.c diff | blob | history