projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 985a29f) | patch
Do not modify design modules while iterating over `modules()`.
authorAlberto Gonzalez <boqwxp@airmail.cc>
Fri, 10 Apr 2020 07:19:05 +0000 (07:19 +0000)
committerAlberto Gonzalez <boqwxp@airmail.cc>
Thu, 14 May 2020 20:06:53 +0000 (20:06 +0000)
commite49fdee40441cb4b1892007560d56467fd75a798
tree40f7a1bb895883f539e55c168caa3d68a579c961tree
parent985a29ff3b1f9ce19b091aa2541dc07dbc669341commit | diff
Do not modify design modules while iterating over `modules()`.

Co-Authored-By: Eddie Hung <eddie@fpgeh.com>
passes/techmap/techmap.cc diff | blob | history