projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 59eea01) | patch
opt_lut: always prefer to eliminate 1-LUTs.
authorwhitequark <whitequark@whitequark.org>
Wed, 5 Dec 2018 13:14:44 +0000 (13:14 +0000)
committerwhitequark <whitequark@whitequark.org>
Wed, 5 Dec 2018 16:30:37 +0000 (16:30 +0000)
commite6034840702effa2ff0c2eee0cca046b5c097e86
tree0ac8f9ca4957e0f09fb6835f03e3880755c68481tree
parent59eea0183ffaa453f77c6d439a9df8c1087c0fe0commit | diff
opt_lut: always prefer to eliminate 1-LUTs.

These are always either buffers or inverters, and keeping the larger
LUT preserves more source-level information about the design.
passes/opt/opt_lut.cpp diff | blob | history