projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 896c761) | patch
ARM: Add support for the clidr register.
authorGabe Black <gblack@eecs.umich.edu>
Wed, 2 Jun 2010 17:58:09 +0000 (12:58 -0500)
committerGabe Black <gblack@eecs.umich.edu>
Wed, 2 Jun 2010 17:58:09 +0000 (12:58 -0500)
commite658b6fed46afb0b587dba037bd4558e82c05b0d
tree7d5096febe4f2b3af4d0d24e9d1a12bb904d9e2atree
parent896c7617c47cd83b0e119b62baa133307d05cecdcommit | diff
ARM: Add support for the clidr register.

This register will always report 0 caches as implemented. It's not clear how
to find out how many there really are when dealing with an arbitrary
hierarchy.
src/arch/arm/isa.hh diff | blob | history
src/arch/arm/miscregs.hh diff | blob | history