projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 96d43f2) | patch
i965/hsw: Fix brw_store_data_imm*
authorJordan Justen <jordan.l.justen@intel.com>
Mon, 9 May 2016 21:46:25 +0000 (14:46 -0700)
committerKenneth Graunke <kenneth@whitecape.org>
Mon, 9 May 2016 22:05:08 +0000 (15:05 -0700)
commite74812dbfefa2006d6de5c3edfe5c66f5ce24650
tree268b1f2521c8bbff8021a684a1ddd1d04257c86btree
parent96d43f2d087e23ab692d43fc48fe1be30e923ae0commit | diff
i965/hsw: Fix brw_store_data_imm*

For Gen6 through Haswell dword 1 is MBZ. In gen 8 it becomes part of
the 64-bit address.

Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
src/mesa/drivers/dri/i965/intel_batchbuffer.c diff | blob | history