projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f6605c7) | patch
DSP48E1 sim model: seq test working
authorDavid Shah <dave@ds0.me>
Thu, 8 Aug 2019 09:52:04 +0000 (10:52 +0100)
committerDavid Shah <dave@ds0.me>
Thu, 8 Aug 2019 09:52:04 +0000 (10:52 +0100)
commite7dbe7bb3de256f0ea89eb07647799b1e8d65bbe
tree5eaed8ee3756d23180d74bb3166128010da5b64ftree
parentf6605c7dc0b1bcbc091b8283a741e24be25478b1commit | diff
DSP48E1 sim model: seq test working

Signed-off-by: David Shah <dave@ds0.me>
techlibs/xilinx/cells_sim.v diff | blob | history
techlibs/xilinx/tests/test_dsp_model.sh diff | blob | history
techlibs/xilinx/tests/test_dsp_model.v diff | blob | history