git.libre-soc.org Git - riscv-isa-sim.git/commit

projects / riscv-isa-sim.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: 605d638) | patch

author	Andrew Waterman <waterman@s141.Millennium.Berkeley.EDU>
	Sun, 29 May 2011 11:11:39 +0000 (04:11 -0700)
committer	Andrew Waterman <waterman@s141.Millennium.Berkeley.EDU>
	Sun, 29 May 2011 11:11:39 +0000 (04:11 -0700)
commit	e8d6925f0eed5fd83f1472238fb32b475f405fad
tree	aef752557d000e617bd41f7038a29da31d6b3105	tree
parent	605d638068d80b4977030bfbb56fd7376a9debe5	commit \| diff

[sim,opcodes] improved sim build and run performance

23 files changed:

configure		diff \| blob \| history
configure.ac		diff \| blob \| history
riscv/common.h		diff \| blob \| history
riscv/decode.h		diff \| blob \| history
riscv/dispatch.h	[new file with mode: 0644]	blob
riscv/dispatch_0.cc	[new file with mode: 0644]	blob
riscv/dispatch_1.cc	[new file with mode: 0644]	blob
riscv/dispatch_2.cc	[new file with mode: 0644]	blob
riscv/dispatch_3.cc	[new file with mode: 0644]	blob
riscv/dispatch_4.cc	[new file with mode: 0644]	blob
riscv/dispatch_5.cc	[new file with mode: 0644]	blob
riscv/dispatch_6.cc	[new file with mode: 0644]	blob
riscv/dispatch_7.cc	[new file with mode: 0644]	blob
riscv/dispatch_8.cc	[new file with mode: 0644]	blob
riscv/dispatch_9.cc	[new file with mode: 0644]	blob
riscv/dispatch_decl.h	[new file with mode: 0644]	blob
riscv/execute.h	[deleted file]	blob \| history
riscv/insn_includes.h	[new file with mode: 0644]	blob
riscv/insns/vf.h		diff \| blob \| history
riscv/mmu.h		diff \| blob \| history
riscv/processor.cc		diff \| blob \| history
riscv/processor.h		diff \| blob \| history
riscv/riscv.mk.in		diff \| blob \| history

Simple-V augmented version of spike