projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e268bc3) | patch
arch-arm: Fix implementation of TLBI_VMALL instructions
authorGiacomo Travaglini <giacomo.travaglini@arm.com>
Fri, 18 Sep 2020 09:33:24 +0000 (10:33 +0100)
committerGiacomo Travaglini <giacomo.travaglini@arm.com>
Tue, 3 Nov 2020 09:55:11 +0000 (09:55 +0000)
commite9ee6b1c690e9c321c2e9b90b1ec1b43dfd3325e
tree824ca1bf700736549bda047efa0a614eebffca2etree
parente268bc35a42cb67896f93e641832104902e11896commit | diff
arch-arm: Fix implementation of TLBI_VMALL instructions

Same as 73dfc5f89b81e622a2330b1b52e055cafcc9178b: there's a difference
on how AArch64 and AArch32 treat stage2 invalidation.

Change-Id: I6fede4d9cb82e4bae9163326d38db9351d2a3880
Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/35243
Reviewed-by: Nikos Nikoleris <nikos.nikoleris@arm.com>
Tested-by: kokoro <noreply+kokoro@google.com>
src/arch/arm/isa.cc diff | blob | history
src/arch/arm/tlb.cc diff | blob | history
src/arch/arm/tlb.hh diff | blob | history
src/arch/arm/tlbi_op.cc diff | blob | history
src/arch/arm/tlbi_op.hh diff | blob | history