projects / riscv-tests.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ccdbc82) | patch
Fix the end of MulticoreTest.
authorTim Newsome <tim@sifive.com>
Mon, 31 Jul 2017 20:49:34 +0000 (13:49 -0700)
committerTim Newsome <tim@sifive.com>
Mon, 31 Jul 2017 20:49:34 +0000 (13:49 -0700)
commitea9e37ff1411a8648710b5539b0971bb5ae9571f
tree272c3236d5a03123ff705a914f16bdb81805ea12tree
parentccdbc82219827853a4152ff37fc1eab6602bf83ecommit | diff
Fix the end of MulticoreTest.

Now it actually confirms that we're talking to two different cores which
have different values in their registers. Previously it could have been
fooled if eg. the thread command was a nop.
debug/gdbserver.py diff | blob | history