projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fcce940) | patch
synth_intel: cyclone10 -> cyclone10lp
authorDan Ravensloft <dan.ravensloft@gmail.com>
Tue, 10 Dec 2019 13:31:45 +0000 (13:31 +0000)
committerDan Ravensloft <dan.ravensloft@gmail.com>
Tue, 10 Dec 2019 13:47:58 +0000 (13:47 +0000)
commiteab3272cdeed697bdb9664c2d8a133d336addb7c
tree834d258a4f548a00abd36af9486b5e4c79850f85tree
parentfcce94010f3282e7f7d3f602b3e710cb7ce524eecommit | diff
synth_intel: cyclone10 -> cyclone10lp
techlibs/intel/Makefile.inc diff | blob | history
techlibs/intel/cyclone10/cells_arith.v [deleted file] blob | history
techlibs/intel/cyclone10/cells_map.v [deleted file] blob | history
techlibs/intel/cyclone10/cells_sim.v [deleted file] blob | history
techlibs/intel/cyclone10lp/cells_arith.v [new file with mode: 0644] blob
techlibs/intel/cyclone10lp/cells_map.v [new file with mode: 0644] blob
techlibs/intel/cyclone10lp/cells_sim.v [new file with mode: 0644] blob
techlibs/intel/synth_intel.cc diff | blob | history