projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f890cfb) | patch
xilinx: Rework labels for faster Verilator testing
authorDavid Shah <dave@ds0.me>
Tue, 13 Aug 2019 09:29:42 +0000 (10:29 +0100)
committerDavid Shah <dave@ds0.me>
Tue, 13 Aug 2019 09:29:42 +0000 (10:29 +0100)
commitedff79a25a802e5b1816608b48e3ac335ad87147
tree6861705224dcd8c0d3165a4316b0559b3a211ab7tree
parentf890cfb63b71ae7b09e19c290ec70c358dcbe9cdcommit | diff
xilinx: Rework labels for faster Verilator testing

Signed-off-by: David Shah <dave@ds0.me>
techlibs/xilinx/synth_xilinx.cc diff | blob | history