projects / sifive-blocks.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6eddf51) | patch
spi: Fix io.port.dq(3) output enable
authorAlbert Ou <albert@sifive.com>
Tue, 2 May 2017 19:07:37 +0000 (12:07 -0700)
committerAlbert Ou <albert@sifive.com>
Tue, 2 May 2017 19:07:37 +0000 (12:07 -0700)
commiteea10f51294af8529b278ea88660037d065495b4
tree9cc3e5e1ebf819bdfc4b5e32729c506a2e374bf7tree
parent6eddf517a38156a22b9b831ba92626673a11d603commit | diff
spi: Fix io.port.dq(3) output enable

Issue: The output enable signal for DQ[3] is not driven properly.

Symptoms: Output data from master to slave is not properly transmitted
in quad mode.  Data received from the slave is unaffected.

Workaround: When interfacing with SPI flash devices, do not use the
"Quad Input/Output Fast Read" command (opcode 0xEB) while in the
Extended SPI protocol.  Do not use the Native Quad SPI protocol.
src/main/scala/devices/spi/SPIPhysical.scala diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.