projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c10982f) | patch
realised that the bitwidth sign-extension needs to be FROM the
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 10 Nov 2018 06:27:52 +0000 (06:27 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 10 Nov 2018 06:27:52 +0000 (06:27 +0000)
commiteefd89e40fb5d2e23efb5501e38980e526795809
tree21d21ce5fe41e7871a0eb7359fb2556fe2b19093tree
parentc10982fef3381340fc3dacb24d9a14fffb88554fcommit | diff
realised that the bitwidth sign-extension needs to be FROM the
source bitwidth not TO the TARGET bitwidth
riscv/sv_insn_redirect.cc diff | blob | history
Simple-V augmented version of spike