projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ccfb4ff) | patch
[wip] sim model testing
authorDavid Shah <dave@ds0.me>
Thu, 8 Aug 2019 09:05:11 +0000 (10:05 +0100)
committerDavid Shah <dave@ds0.me>
Thu, 8 Aug 2019 09:05:11 +0000 (10:05 +0100)
commitf0f352e97164692572ce41801abd62cf5641c44f
treec5358515c45a5e1d62e8e66823559eaf942ac500tree
parentccfb4ff2a9d1cdf8205481042b0c22c39fc20e88commit | diff
[wip] sim model testing

Signed-off-by: David Shah <dave@ds0.me>
techlibs/xilinx/cells_sim.v diff | blob | history
techlibs/xilinx/tests/.gitignore diff | blob | history
techlibs/xilinx/tests/test_dsp_model.sh [new file with mode: 0644] blob
techlibs/xilinx/tests/test_dsp_model.v diff | blob | history