projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4d4d288) | patch
X86: Implement the wrcr microop which writes a control register, and some control...
authorGabe Black <gblack@eecs.umich.edu>
Mon, 12 Nov 2007 22:38:59 +0000 (14:38 -0800)
committerGabe Black <gblack@eecs.umich.edu>
Mon, 12 Nov 2007 22:38:59 +0000 (14:38 -0800)
commitf1f5dd79bf8c2cf2ef64cc1432a4a0601d475e72
tree7215bb386591b8ff8d3ce53cefd40599c1a44c2atree
parent4d4d2883f9c84f0cebec4b65479c11540dbb36f7commit | diff
X86: Implement the wrcr microop which writes a control register, and some control register work.

--HG--
extra : convert_revision : 3e9daef9cdd0665c033420e5b4f981649e9908ab
src/arch/x86/isa/decoder/two_byte_opcodes.isa diff | blob | history
src/arch/x86/isa/insts/general_purpose/data_transfer/move.py diff | blob | history
src/arch/x86/isa/microasm.isa diff | blob | history
src/arch/x86/isa/microops/regop.isa diff | blob | history
src/arch/x86/isa/operands.isa diff | blob | history
src/arch/x86/isa/specialize.isa diff | blob | history
src/arch/x86/miscregfile.cc diff | blob | history