projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 45957c0) | patch
intel/isl: Resize clear color buffer to full cacheline
authorRafael Antognolli <rafael.antognolli@intel.com>
Tue, 16 Apr 2019 13:31:06 +0000 (16:31 +0300)
committerTopi Pohjolainen <topi.pohjolainen@intel.com>
Wed, 24 Apr 2019 05:56:42 +0000 (08:56 +0300)
commitf2041d2a9266ec14270b6da9bf9ce2b54d555ebd
tree2e8ffb14c196869cfb582b2a7a87c7b52d44ff16tree
parent45957c05b06f6e05820a87276b682af110bb13a9commit | diff
intel/isl: Resize clear color buffer to full cacheline

Fixes MCS fast clear gpu hangs with Vulkan CTS on ICL in CI.

v2 (Nanley): In the title s/Align/Resize/

Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Nanley Chery <nanley.g.chery@intel.com>
Tested-by: Topi Pohjolainen <topi.pohjolainen@intel.com>
Signed-off-by: Rafael Antognolli <rafael.antognolli@intel.com>
src/intel/isl/isl.c diff | blob | history