projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a99c224) | patch
fixed Verilog parser filename and line numbering issue with include files
authorJohann Glaser <Johann.Glaser@gmx.at>
Wed, 21 Aug 2013 07:20:59 +0000 (09:20 +0200)
committerJohann Glaser <Johann.Glaser@gmx.at>
Wed, 21 Aug 2013 07:20:59 +0000 (09:20 +0200)
commitf352205635ddc5f5e872eafb4eebb4f770440d2b
treed10652f9c5f085476e027daca5d5a56b7ce288d1tree
parenta99c22415783f5c829be5fd2ba77246b15a2734bcommit | diff
fixed Verilog parser filename and line numbering issue with include files
frontends/verilog/lexer.l diff | blob | history