projects / nmigen-boards.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1acda44) | patch
[breaking-change] nexys4ddr: fix UART RTS/CTS pins.
authorIvan Grokhotkov <ivan@espressif.com>
Mon, 8 Jun 2020 21:19:24 +0000 (23:19 +0200)
committerwhitequark <whitequark@whitequark.org>
Thu, 11 Jun 2020 14:10:55 +0000 (14:10 +0000)
commitf3957586e210d6d7c7c40b8b4080107c28c1c744
treeb08a2127f5edb8ef060b41200117b12d532b457etree
parent1acda441f977c61ab0a7e1edad563d8cefc52252commit | diff
[breaking-change] nexys4ddr: fix UART RTS/CTS pins.

According to the schematic, RTS is E5 and CTS is D3. Previously these
were reversed to work around signal direction set in UARTResource.
Un-reverse the signals, and set correct direction by passing role=dce.

Ref. https://reference.digilentinc.com/_media/nexys4-ddr:nexys_4_ddr_sch.pdf
nmigen_boards/nexys4ddr.py diff | blob | history