projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9dbc9bb) | patch
sparc: Switch the FloatReg and FloatRegBits types to be 64 bit.
authorGabe Black <gabeblack@google.com>
Sat, 13 Oct 2018 00:48:48 +0000 (17:48 -0700)
committerGabe Black <gabeblack@google.com>
Mon, 5 Nov 2018 23:42:51 +0000 (23:42 +0000)
commitf3e17ca77a167ece1972ba73af1c63a85acf9ee8
tree63cee0bf28ff00c85e5bc0bec5a3aa4dbe0f7ea6tree
parent9dbc9bb4f2b49cfa0d9f1cf844929896c27a2d27commit | diff
sparc: Switch the FloatReg and FloatRegBits types to be 64 bit.

These types aren't used by the ISA itself since they're defined to be
particular primitive types in the ISA description. This just affects
code outside of the ISA which work with those types of registers.

Change-Id: I4f62ab8fe04184cc23845090c82b250145a71747
Reviewed-on: https://gem5-review.googlesource.com/c/13616
Reviewed-by: Jason Lowe-Power <jason@lowepower.com>
Maintainer: Jason Lowe-Power <jason@lowepower.com>
src/arch/sparc/registers.hh diff | blob | history