projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 76c35f8) | patch
read_aiger to ignore output = input of same wire; also create new output for differen...
authorEddie Hung <eddieh@ece.ubc.ca>
Sun, 17 Feb 2019 05:53:03 +0000 (21:53 -0800)
committerEddie Hung <eddieh@ece.ubc.ca>
Sun, 17 Feb 2019 05:53:03 +0000 (21:53 -0800)
commitf60cd4ff9b158a5d8ec51bd52b14f117214c087e
treee80ccbd303c81a9c776ee7fdbe2e656993e3eb76tree
parent76c35f80f4d2ad3b2e686186c9febc2872f5c9ffcommit | diff
read_aiger to ignore output = input of same wire; also create new output for different wire
frontends/aiger/aigerparse.cc diff | blob | history