projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: db1a5ec) | patch
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
authorDiego <dhdezr@gmail.com>
Sat, 13 Apr 2019 04:40:02 +0000 (23:40 -0500)
committerDiego <dhdezr@gmail.com>
Sat, 13 Apr 2019 04:40:02 +0000 (23:40 -0500)
commitf9272fc56d7179f04a9f776bf056eedfc33dd358
tree1ea10dcfaed907f0796965292bd11479db61e469tree
parentdb1a5ec6a2a437b296e7ba9de78afaf3b440327fcommit | diff
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
techlibs/gowin/Makefile.inc diff | blob | history
techlibs/gowin/bram.txt [new file with mode: 0644] blob
techlibs/gowin/brams_init3.vh [new file with mode: 0644] blob
techlibs/gowin/brams_map.v [new file with mode: 0644] blob
techlibs/gowin/cells_map.v diff | blob | history
techlibs/gowin/cells_sim.v diff | blob | history
techlibs/gowin/determine_init.cc [new file with mode: 0644] blob
techlibs/gowin/dram.txt [new file with mode: 0644] blob
techlibs/gowin/drams_map.v [new file with mode: 0644] blob
techlibs/gowin/synth_gowin.cc diff | blob | history