projects / yosys.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1f96de0) | patch
Fix abc9 re-integration, remove abc9_control_wire, use cell->type as
authorEddie Hung <eddie@fpgeh.com>
Sat, 7 Dec 2019 00:20:18 +0000 (16:20 -0800)
committerEddie Hung <eddie@fpgeh.com>
Sat, 7 Dec 2019 00:20:18 +0000 (16:20 -0800)
commitfce527f4f7764ae2e2d5f6a7e01da59075f79350
tree4ecb36d7bba7fea66d86b9c619e3032e4048ecc9tree
parent1f96de04c9da12e17df0a8bf27f83b4fe4af8595commit | diff
Fix abc9 re-integration, remove abc9_control_wire, use cell->type as

as part of clock domain for mergeability class
passes/techmap/abc9.cc diff | blob | history