projects / libreriscv.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b09e471) | patch
re-reserve bit in setvl -- needed for extending registers: re-add-setvl-reservation
authorJacob Lifshay <programmerjake@gmail.com>
Sun, 3 Jul 2022 10:43:50 +0000 (03:43 -0700)
committerJacob Lifshay <programmerjake@gmail.com>
Sun, 3 Jul 2022 10:48:27 +0000 (03:48 -0700)
commit9c11631f94ec9d431a85b67d54c8c720d61f8c90
tree2d10eb920afa6cde99ce8dd31832afd32ee21dc1tree
parentb09e4716e54d3cd91f1846e5d5e5f2a8d25e9fcfcommit | diff
re-reserve bit in setvl -- needed for extending registers:
https://bugs.libre-soc.org/show_bug.cgi?id=535
openpower/sv/setvl.mdwn diff | blob | history
http://libre-riscv.org ikiwiki