projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
91c94ca
)
(no commit message)
author
lkcl
<lkcl@web>
Sat, 2 Apr 2022 12:39:24 +0000
(13:39 +0100)
committer
IkiWiki
<ikiwiki.info>
Sat, 2 Apr 2022 12:39:24 +0000
(13:39 +0100)
openpower/sv/branches.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv/branches.mdwn
b/openpower/sv/branches.mdwn
index 62a39b198539945a4ba52cf058e5dca1a368c1b6..4f15ff92f34d1b71eab82e87f52dfefbd8217514 100644
(file)
--- a/
openpower/sv/branches.mdwn
+++ b/
openpower/sv/branches.mdwn
@@
-9,8
+9,8
@@
standard scalar OpenPOWER-approved v3.0B branches.
**v3.0B branches are in no way impacted, altered,
changed or modified in any way, shape or form by
the SVP64 Vectorised Variants**. It is
**v3.0B branches are in no way impacted, altered,
changed or modified in any way, shape or form by
the SVP64 Vectorised Variants**. It is
-extremely important to note that
this is
the one
-sole semi-exception in SVP
Y
4 to `Scalar Identity Behaviour`.
+extremely important to note that
Branches are
the one
+sole semi-exception in SVP
6
4 to `Scalar Identity Behaviour`.
SVP64 Branches contain additional modes that are useful
for scalar operations (i.e. even when VL=1).
SVP64 Branches contain additional modes that are useful
for scalar operations (i.e. even when VL=1).
@@
-463,6
+463,9
@@
This contrivance is avoided by the behavioural inversion bits.
# Pseudocode and examples
# Pseudocode and examples
+Please see [[svp64/appendix]] regarding CR bit ordering and for
+the definition of `CR{n}`
+
For comparative purposes this is a copy of the v3.0B `bc` pseudocode
```
For comparative purposes this is a copy of the v3.0B `bc` pseudocode
```