projects
/
openpower-isa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
0e9ab81
)
test/runner: allow disabling VCD using SIM_NO_VCD=1 env var
author
Jacob Lifshay
<programmerjake@gmail.com>
Thu, 30 Nov 2023 22:20:54 +0000
(14:20 -0800)
committer
Jacob Lifshay
<programmerjake@gmail.com>
Thu, 30 Nov 2023 22:20:54 +0000
(14:20 -0800)
src/openpower/test/runner.py
patch
|
blob
|
history
diff --git
a/src/openpower/test/runner.py
b/src/openpower/test/runner.py
index 6c6163b0a0613dd20aeedb5dd00312a3bfb84508..ea6edb6f114ee7e9d1246095af4458701736ee43 100644
(file)
--- a/
src/openpower/test/runner.py
+++ b/
src/openpower/test/runner.py
@@
-19,6
+19,7
@@
from unittest.mock import Mock
from nmigen import Module, ClockSignal
from copy import copy, deepcopy
from pprint import pformat
from nmigen import Module, ClockSignal
from copy import copy, deepcopy
from pprint import pformat
+import os
# NOTE: to use cxxsim, export NMIGEN_SIM_MODE=cxxsim from the shell
# Also, check out the cxxsim nmigen branch, and latest yosys from git
# NOTE: to use cxxsim, export NMIGEN_SIM_MODE=cxxsim from the shell
# Also, check out the cxxsim nmigen branch, and latest yosys from git
@@
-570,5
+571,8
@@
class TestRunnerBase(FHDLTestCase):
sim.add_sync_process(wrap(wb_get(icache.ibus,
self.default_mem, "ICACHE")))
sim.add_sync_process(wrap(wb_get(icache.ibus,
self.default_mem, "ICACHE")))
-
with sim.write_vcd("%s.vcd" % gtkname)
:
+
if "SIM_NO_VCD" in os.environ
:
sim.run()
sim.run()
+ else:
+ with sim.write_vcd("%s.vcd" % gtkname):
+ sim.run()