projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
bb96ef7
)
(no commit message)
author
lkcl
<lkcl@web>
Mon, 2 Mar 2020 21:27:12 +0000
(21:27 +0000)
committer
IkiWiki
<ikiwiki.info>
Mon, 2 Mar 2020 21:27:12 +0000
(21:27 +0000)
resources.mdwn
patch
|
blob
|
history
diff --git
a/resources.mdwn
b/resources.mdwn
index 0d056d8e03e8833e967e7755f1eb8b8888580b34..42ee7cfd050dbf44634312ecef2e8798f5a4d993 100644
(file)
--- a/
resources.mdwn
+++ b/
resources.mdwn
@@
-4,6
+4,11
@@
This page aims to collect all the resources and specifications we need
in one place for quick access. We will try our best to keep links here
up-to-date. Feel free to add more links here.
in one place for quick access. We will try our best to keep links here
up-to-date. Feel free to add more links here.
+# OpenPOWER ISA
+
+* <https://openpowerfoundation.org/?resource_lib=power-isa-version-3-0>
+* <https://openpowerfoundation.org/?resource_lib=ibm-power-isa-version-2-07-b>
+
# RISC-V Instruction Set Architecture
The Libre RISC-V Project is building a hybrid CPU/GPU SoC. As the name
# RISC-V Instruction Set Architecture
The Libre RISC-V Project is building a hybrid CPU/GPU SoC. As the name