-system.l2c.occ_percent::cpu1.inst 0.037260 # Average percentage of cache occupancy
-system.l2c.occ_percent::cpu1.data 0.033157 # Average percentage of cache occupancy
-system.l2c.occ_percent::total 0.399361 # Average percentage of cache occupancy
-system.l2c.ReadReq_hits::cpu0.dtb.walker 4237 # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu0.itb.walker 1502 # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu0.inst 371107 # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu0.data 191753 # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.dtb.walker 4185 # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.itb.walker 1874 # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.inst 499097 # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.data 157046 # number of ReadReq hits
-system.l2c.ReadReq_hits::total 1230801 # number of ReadReq hits
-system.l2c.Writeback_hits::writebacks 589400 # number of Writeback hits
-system.l2c.Writeback_hits::total 589400 # number of Writeback hits
-system.l2c.UpgradeReq_hits::cpu0.data 1143 # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data 692 # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total 1835 # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data 168 # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu1.data 186 # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total 354 # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data 42506 # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data 58554 # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total 101060 # number of ReadExReq hits
-system.l2c.demand_hits::cpu0.dtb.walker 4237 # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker 1502 # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst 371107 # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data 234259 # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker 4185 # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker 1874 # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst 499097 # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data 215600 # number of demand (read+write) hits
-system.l2c.demand_hits::total 1331861 # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker 4237 # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker 1502 # number of overall hits
-system.l2c.overall_hits::cpu0.inst 371107 # number of overall hits
-system.l2c.overall_hits::cpu0.data 234259 # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker 4185 # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker 1874 # number of overall hits
-system.l2c.overall_hits::cpu1.inst 499097 # number of overall hits
-system.l2c.overall_hits::cpu1.data 215600 # number of overall hits
-system.l2c.overall_hits::total 1331861 # number of overall hits
-system.l2c.ReadReq_misses::cpu0.dtb.walker 24 # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu0.itb.walker 14 # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu0.inst 7728 # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu0.data 10927 # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.dtb.walker 8 # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.itb.walker 4 # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.inst 7533 # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.data 8501 # number of ReadReq misses
-system.l2c.ReadReq_misses::total 34739 # number of ReadReq misses
-system.l2c.UpgradeReq_misses::cpu0.data 3515 # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data 5223 # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total 8738 # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data 546 # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data 614 # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total 1160 # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data 97324 # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data 51524 # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total 148848 # number of ReadExReq misses
-system.l2c.demand_misses::cpu0.dtb.walker 24 # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.itb.walker 14 # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst 7728 # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data 108251 # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker 8 # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.itb.walker 4 # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst 7533 # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data 60025 # number of demand (read+write) misses
-system.l2c.demand_misses::total 183587 # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker 24 # number of overall misses
-system.l2c.overall_misses::cpu0.itb.walker 14 # number of overall misses
-system.l2c.overall_misses::cpu0.inst 7728 # number of overall misses
-system.l2c.overall_misses::cpu0.data 108251 # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker 8 # number of overall misses
-system.l2c.overall_misses::cpu1.itb.walker 4 # number of overall misses
-system.l2c.overall_misses::cpu1.inst 7533 # number of overall misses
-system.l2c.overall_misses::cpu1.data 60025 # number of overall misses
-system.l2c.overall_misses::total 183587 # number of overall misses
-system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 1250500 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu0.itb.walker 728500 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu0.inst 402353500 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu0.data 568569000 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 416000 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu1.itb.walker 208000 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu1.inst 393731000 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu1.data 445248000 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::total 1812504500 # number of ReadReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu0.data 25676000 # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data 30795000 # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total 56471000 # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1664000 # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu1.data 4636000 # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total 6300000 # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data 5064009000 # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data 2687534000 # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total 7751543000 # number of ReadExReq miss cycles
-system.l2c.demand_miss_latency::cpu0.dtb.walker 1250500 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.itb.walker 728500 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.inst 402353500 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data 5632578000 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.dtb.walker 416000 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.itb.walker 208000 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst 393731000 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data 3132782000 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total 9564047500 # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.dtb.walker 1250500 # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.itb.walker 728500 # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.inst 402353500 # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data 5632578000 # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.dtb.walker 416000 # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.itb.walker 208000 # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst 393731000 # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data 3132782000 # number of overall miss cycles
-system.l2c.overall_miss_latency::total 9564047500 # number of overall miss cycles
-system.l2c.ReadReq_accesses::cpu0.dtb.walker 4261 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu0.itb.walker 1516 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu0.inst 378835 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu0.data 202680 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.dtb.walker 4193 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.itb.walker 1878 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.inst 506630 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.data 165547 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total 1265540 # number of ReadReq accesses(hits+misses)
-system.l2c.Writeback_accesses::writebacks 589400 # number of Writeback accesses(hits+misses)
-system.l2c.Writeback_accesses::total 589400 # number of Writeback accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data 4658 # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data 5915 # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total 10573 # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data 714 # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu1.data 800 # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total 1514 # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data 139830 # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data 110078 # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total 249908 # number of ReadExReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker 4261 # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker 1516 # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst 378835 # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data 342510 # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker 4193 # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker 1878 # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst 506630 # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data 275625 # number of demand (read+write) accesses
-system.l2c.demand_accesses::total 1515448 # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker 4261 # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker 1516 # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst 378835 # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data 342510 # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker 4193 # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker 1878 # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst 506630 # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data 275625 # number of overall (read+write) accesses
-system.l2c.overall_accesses::total 1515448 # number of overall (read+write) accesses
-system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.005632 # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.009235 # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu0.inst 0.020399 # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu0.data 0.053913 # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.001908 # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.002130 # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.inst 0.014869 # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.data 0.051351 # miss rate for ReadReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data 0.754616 # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data 0.883009 # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.764706 # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.767500 # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data 0.696017 # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data 0.468068 # miss rate for ReadExReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker 0.005632 # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker 0.009235 # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst 0.020399 # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data 0.316052 # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker 0.001908 # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.itb.walker 0.002130 # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst 0.014869 # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data 0.217778 # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker 0.005632 # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker 0.009235 # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst 0.020399 # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data 0.316052 # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker 0.001908 # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.itb.walker 0.002130 # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst 0.014869 # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data 0.217778 # miss rate for overall accesses
-system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 52104.166667 # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 52035.714286 # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52064.376294 # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu0.data 52033.403496 # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 52000 # average ReadReq miss latency
+system.l2c.occ_percent::cpu1.inst 0.036719 # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu1.data 0.034433 # Average percentage of cache occupancy
+system.l2c.occ_percent::total 0.420107 # Average percentage of cache occupancy
+system.l2c.ReadReq_hits::cpu0.dtb.walker 4097 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker 1763 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.inst 399350 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.data 205866 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker 5680 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker 1949 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.inst 446193 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.data 140780 # number of ReadReq hits
+system.l2c.ReadReq_hits::total 1205678 # number of ReadReq hits
+system.l2c.Writeback_hits::writebacks 577354 # number of Writeback hits
+system.l2c.Writeback_hits::total 577354 # number of Writeback hits
+system.l2c.UpgradeReq_hits::cpu0.data 1189 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data 549 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total 1738 # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data 223 # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data 193 # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total 416 # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data 53827 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data 49705 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total 103532 # number of ReadExReq hits
+system.l2c.demand_hits::cpu0.dtb.walker 4097 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker 1763 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst 399350 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data 259693 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker 5680 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker 1949 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst 446193 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data 190485 # number of demand (read+write) hits
+system.l2c.demand_hits::total 1309210 # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker 4097 # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker 1763 # number of overall hits
+system.l2c.overall_hits::cpu0.inst 399350 # number of overall hits
+system.l2c.overall_hits::cpu0.data 259693 # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker 5680 # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker 1949 # number of overall hits
+system.l2c.overall_hits::cpu1.inst 446193 # number of overall hits
+system.l2c.overall_hits::cpu1.data 190485 # number of overall hits
+system.l2c.overall_hits::total 1309210 # number of overall hits
+system.l2c.ReadReq_misses::cpu0.dtb.walker 10 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.itb.walker 4 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.inst 7942 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.data 11318 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.dtb.walker 18 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.itb.walker 5 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.inst 7342 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.data 8301 # number of ReadReq misses
+system.l2c.ReadReq_misses::total 34940 # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data 4674 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data 3622 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total 8296 # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data 567 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data 452 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total 1019 # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data 71101 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data 76239 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total 147340 # number of ReadExReq misses
+system.l2c.demand_misses::cpu0.dtb.walker 10 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker 4 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst 7942 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data 82419 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker 18 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker 5 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst 7342 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data 84540 # number of demand (read+write) misses
+system.l2c.demand_misses::total 182280 # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker 10 # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker 4 # number of overall misses
+system.l2c.overall_misses::cpu0.inst 7942 # number of overall misses
+system.l2c.overall_misses::cpu0.data 82419 # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker 18 # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker 5 # number of overall misses
+system.l2c.overall_misses::cpu1.inst 7342 # number of overall misses
+system.l2c.overall_misses::cpu1.data 84540 # number of overall misses
+system.l2c.overall_misses::total 182280 # number of overall misses
+system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 520000 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.itb.walker 208500 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.inst 414166000 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.data 589465000 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 940000 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.itb.walker 260000 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.inst 383790500 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.data 432860500 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::total 1822210500 # number of ReadReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu0.data 30607000 # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data 30466000 # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total 61073000 # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data 4060000 # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data 5045000 # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total 9105000 # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data 3700498000 # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data 3973370000 # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total 7673868000 # number of ReadExReq miss cycles
+system.l2c.demand_miss_latency::cpu0.dtb.walker 520000 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker 208500 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst 414166000 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data 4289963000 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker 940000 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.itb.walker 260000 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst 383790500 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data 4406230500 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total 9496078500 # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.dtb.walker 520000 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker 208500 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst 414166000 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data 4289963000 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker 940000 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.itb.walker 260000 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst 383790500 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data 4406230500 # number of overall miss cycles
+system.l2c.overall_miss_latency::total 9496078500 # number of overall miss cycles
+system.l2c.ReadReq_accesses::cpu0.dtb.walker 4107 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker 1767 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.inst 407292 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.data 217184 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker 5698 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker 1954 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.inst 453535 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.data 149081 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total 1240618 # number of ReadReq accesses(hits+misses)
+system.l2c.Writeback_accesses::writebacks 577354 # number of Writeback accesses(hits+misses)
+system.l2c.Writeback_accesses::total 577354 # number of Writeback accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data 5863 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data 4171 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total 10034 # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data 790 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data 645 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total 1435 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data 124928 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data 125944 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total 250872 # number of ReadExReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker 4107 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker 1767 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst 407292 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data 342112 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker 5698 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker 1954 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst 453535 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data 275025 # number of demand (read+write) accesses
+system.l2c.demand_accesses::total 1491490 # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker 4107 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker 1767 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst 407292 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data 342112 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker 5698 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker 1954 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst 453535 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data 275025 # number of overall (read+write) accesses
+system.l2c.overall_accesses::total 1491490 # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.002435 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.002264 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.inst 0.019500 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.data 0.052112 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.003159 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.002559 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.inst 0.016188 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.data 0.055681 # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data 0.797203 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data 0.868377 # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.717722 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.700775 # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data 0.569136 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data 0.605340 # miss rate for ReadExReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker 0.002435 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker 0.002264 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst 0.019500 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data 0.240912 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker 0.003159 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker 0.002559 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst 0.016188 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data 0.307390 # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker 0.002435 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker 0.002264 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst 0.019500 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data 0.240912 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker 0.003159 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker 0.002559 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst 0.016188 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data 0.307390 # miss rate for overall accesses
+system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 52000 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 52125 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52148.829010 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.data 52082.081640 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 52222.222222 # average ReadReq miss latency