projects
/
openpower-isa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
fe21d33
)
power_insn: support lru specifier
author
Dmitry Selyutin
<ghostmansd@gmail.com>
Mon, 21 Nov 2022 17:36:57 +0000
(20:36 +0300)
committer
Dmitry Selyutin
<ghostmansd@gmail.com>
Sun, 15 Jan 2023 19:47:22 +0000
(22:47 +0300)
src/openpower/decoder/power_insn.py
patch
|
blob
|
history
diff --git
a/src/openpower/decoder/power_insn.py
b/src/openpower/decoder/power_insn.py
index ea8dc5c4ca1aab020878b35d9922800db759d824..5fec824f508ee5c333c84d6feb6414da3cf6315a 100644
(file)
--- a/
src/openpower/decoder/power_insn.py
+++ b/
src/openpower/decoder/power_insn.py
@@
-2974,6
+2974,17
@@
class SpecifierSLu(SpecifierBranch):
rm.SLu = 1
+@_dataclasses.dataclass(eq=True, frozen=True)
+class SpecifierLRu(SpecifierBranch):
+ @classmethod
+ def match(cls, desc, record):
+ return super().match(desc=desc, record=record, etalon="lru")
+
+ def assemble(self, insn):
+ rm = insn.prefix.rm.select(record=self.record)
+ rm.LRu = 1
+
+
class Specifiers(tuple):
SPECS = (
SpecifierW,
@@
-2998,6
+3009,7
@@
class Specifiers(tuple):
SpecifierSNZ,
SpecifierSL,
SpecifierSLu,
+ SpecifierLRu,
)
def __new__(cls, items, record):