projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
acc42d7
)
Set status.u64 to true on boot
author
Andrew Waterman
<waterman@eecs.berkeley.edu>
Thu, 12 Jun 2014 21:16:27 +0000
(14:16 -0700)
committer
Andrew Waterman
<waterman@eecs.berkeley.edu>
Thu, 12 Jun 2014 21:16:27 +0000
(14:16 -0700)
This isn't required by the ISA but it matches existing HW.
riscv/processor.cc
patch
|
blob
|
history
diff --git
a/riscv/processor.cc
b/riscv/processor.cc
index f47c8e50d03620f712c3e8ec922b9d1f3e147ba3..8cece3ee5a46bd5997254a0e676b82aeb3211c3b 100644
(file)
--- a/
riscv/processor.cc
+++ b/
riscv/processor.cc
@@
-40,7
+40,7
@@
void state_t::reset()
// the ISA guarantees on boot that the PC is 0x2000 and the the processor
// is in supervisor mode, and in 64-bit mode, if supported, with traps
// and virtual memory disabled.
- sr = SR_S | SR_S64;
+ sr = SR_S | SR_S64
| SR_U64
;
pc = 0x2000;
// the following state is undefined upon boot-up,