projects
/
litex.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
15e584d
)
README: add migen/litex clarification
author
Florent Kermarrec
<florent@enjoy-digital.fr>
Fri, 21 Sep 2018 05:37:31 +0000
(07:37 +0200)
committer
Florent Kermarrec
<florent@enjoy-digital.fr>
Fri, 21 Sep 2018 05:37:31 +0000
(07:37 +0200)
README
patch
|
blob
|
history
diff --git
a/README
b/README
index 31e38820ea78c9bd827f1e7ca9d3523cea971639..e167f55b6f287e903ccc12ee39469c0502e13ba2 100644
(file)
--- a/
README
+++ b/
README
@@
-12,6
+12,13
@@
LiteX is a FPGA design/SoC builder that can be used to build cores, create
SoCs and full FPGA designs.
+LiteX is based on Migen and provides specific building/debugging tools for
+a higher level of abstraction and compatibily with the LiteX core ecosystem.
+
+Think of Migen as a toolbox to create FPGA designs in Python and LiteX as a
+toolbox to create/develop/debug FPGA SoCs in Python.
+
+
Typical LiteX design flow:
--------------------------