projects / openpower-isa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: a2028a5)
pysvp64asm: fix VLi attribute access
authorDmitry Selyutin <ghostmansd@gmail.com>
Sun, 25 Sep 2022 16:02:00 +0000 (19:02 +0300)
committerDmitry Selyutin <ghostmansd@gmail.com>
Sun, 25 Sep 2022 16:02:00 +0000 (19:02 +0300)
src/openpower/sv/trans/svp64.py patch | blob | history

diff --git a/src/openpower/sv/trans/svp64.py b/src/openpower/sv/trans/svp64.py
index 334f50930da39e83579c5e06da4d045b2226d605..1378d2fb5302a9c23b5d963e3392aa86ca7c63b4 100644 (file)
--- a/src/openpower/sv/trans/svp64.py
+++ b/src/openpower/sv/trans/svp64.py
@@ -1173,14 +1173,14 @@ class SVP64Asm:
                     svp64_rm.branch.VLS = 1
                 elif encmode == 'vsi':
                     svp64_rm.branch.VLS = 1
-                    svp64_rm.branch.vls.VLI = 1
+                    svp64_rm.branch.vls.VLi = 1
                 elif encmode == 'vsb':
                     svp64_rm.branch.VLS = 1
                     svp64_rm.branch.vls.VSb = 1
                 elif encmode == 'vsbi':
                     svp64_rm.branch.VLS = 1
                     svp64_rm.branch.vls.VSb = 1
-                    svp64_rm.branch.vls.VLI = 1
+                    svp64_rm.branch.vls.VLi = 1
                 elif encmode == 'ctr':
                     svp64_rm.branch.CTR = 1
                 elif encmode == 'cti':