projects / yosys.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 9b9d759)
Missing newline
authorEddie Hung <eddie@fpgeh.com>
Wed, 21 Aug 2019 03:37:52 +0000 (20:37 -0700)
committerEddie Hung <eddie@fpgeh.com>
Wed, 21 Aug 2019 03:37:52 +0000 (20:37 -0700)
techlibs/common/synth.cc patch | blob | history

diff --git a/techlibs/common/synth.cc b/techlibs/common/synth.cc
index 555de9fba1568580f6536fefc5c41eba5dcc25c4..a176357a722f03281a0fcfb9c3acc30dbb9bb168 100644 (file)
--- a/techlibs/common/synth.cc
+++ b/techlibs/common/synth.cc
@@ -175,7 +175,7 @@ struct SynthPass : public ScriptPass
                        log_cmd_error("This command only operates on fully selected designs!\n");
 
                if (abc == "abc9" && !lut)
-                       log_cmd_error("ABC9 flow only supported for FPGA synthesis (using '-lut' option)");
+                       log_cmd_error("ABC9 flow only supported for FPGA synthesis (using '-lut' option)\n");
 
                log_header(design, "Executing SYNTH pass.\n");
                log_push();