projects
/
binutils-gdb.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
1fa0cc2
)
* interp.c (sim_resume): Add missing case in big switch
author
Jeff Law
<law@redhat.com>
Thu, 22 May 1997 05:28:34 +0000
(
05:28
+0000)
committer
Jeff Law
<law@redhat.com>
Thu, 22 May 1997 05:28:34 +0000
(
05:28
+0000)
statement (for extb instruction).
sim/mn10300/ChangeLog
patch
|
blob
|
history
sim/mn10300/interp.c
patch
|
blob
|
history
diff --git
a/sim/mn10300/ChangeLog
b/sim/mn10300/ChangeLog
index 4ac5038730275f402996a751185a0b3b1c1f719c..b18be2317cad661aa940e87bcda5cb0059325262 100644
(file)
--- a/
sim/mn10300/ChangeLog
+++ b/
sim/mn10300/ChangeLog
@@
-1,3
+1,8
@@
+Wed May 21 23:27:58 1997 Jeffrey A Law (law@cygnus.com)
+
+ * interp.c (sim_resume): Add missing case in big switch
+ statement (for extb instruction).
+
Tue May 20 17:51:30 1997 Jeffrey A Law (law@cygnus.com)
* interp.c: Replace all references to load_mem and store_mem
diff --git
a/sim/mn10300/interp.c
b/sim/mn10300/interp.c
index 7f29f76f563a2cb33e9b2d879aceb703afa72ef8..997b03271f74d28c1a65cc207589a39a02e3b149 100644
(file)
--- a/
sim/mn10300/interp.c
+++ b/
sim/mn10300/interp.c
@@
-425,6
+425,7
@@
sim_resume (sd, step, siggnal)
case 0x04:
case 0x08:
case 0x0c:
+ case 0x10:
case 0x11:
case 0x12:
case 0x13: