[binutils][aarch64] New sve_size_sd2 iclass.

Define new sve_size_sd2 iclass to distinguish between the two variants
of ldnt1sb and ldnt1sh.

include/ChangeLog:

2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>

	* opcode/aarch64.h (enum aarch64_insn_class): Add sve_size_sd2 iclass.

opcodes/ChangeLog:

2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>

	* aarch64-asm.c (aarch64_encode_variant_using_iclass): Handle
	sve_size_sd2 iclass encode.
	* aarch64-dis.c (aarch64_decode_variant_using_iclass): Handle
	sve_size_sd2 iclass decode.
	* aarch64-opc.c (fields): Handle SVE_sz2 field.
	* aarch64-opc.h (enum aarch64_field_kind): New SVE_sz2 field.

diff --git a/include/ChangeLog b/include/ChangeLog
index ca6ffd1eeab1cb33581315b9707be2f950640b1d..3d17921d7ee7654f0156b049855955d4488c03e8 100644 (file)
--- a/include/ChangeLog
+++ b/include/ChangeLog
@@ -1,3 +1,7 @@
+2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>
+
+       * opcode/aarch64.h (enum aarch64_insn_class): Add sve_size_sd2 iclass.
+
 2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>
 
        * opcode/aarch64.h (enum aarch64_opnd): New SVE_ADDR_ZX operand.

diff --git a/include/opcode/aarch64.h b/include/opcode/aarch64.h
index ac440bc8124114cbb2bf0c3ae0dcf771e565789f..874999303985a8af3bbf44fe2b41e7a967fa0221 100644 (file)
--- a/include/opcode/aarch64.h
+++ b/include/opcode/aarch64.h
@@ -594,6 +594,7 @@ enum aarch64_insn_class
   sve_size_hsd,
   sve_size_hsd2,
   sve_size_sd,
+  sve_size_sd2,
   testbranch,
   cryptosm3,
   cryptosm4,

diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index 279b4c837857826874fc171a69d20f8d85ca5a1d..f139282c9b3200d89fde6a615788d22dcbc49080 100644 (file)
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,3 +1,12 @@
+2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>
+
+       * aarch64-asm.c (aarch64_encode_variant_using_iclass): Handle
+       sve_size_sd2 iclass encode.
+       * aarch64-dis.c (aarch64_decode_variant_using_iclass): Handle
+       sve_size_sd2 iclass decode.
+       * aarch64-opc.c (fields): Handle SVE_sz2 field.
+       * aarch64-opc.h (enum aarch64_field_kind): New SVE_sz2 field.
+
 2019-05-09  Matthew Malcomson  <matthew.malcomson@arm.com>
 
        * aarch64-asm-2.c: Regenerated.

diff --git a/opcodes/aarch64-asm.c b/opcodes/aarch64-asm.c
index d4f498f5ddc99aa7f7af3e49b44ec5233faa675a..6627b543aed9ec8b47d3e66ae5269c43e874c622 100644 (file)
--- a/opcodes/aarch64-asm.c
+++ b/opcodes/aarch64-asm.c
@@ -1659,6 +1659,10 @@ aarch64_encode_variant_using_iclass (struct aarch64_inst *inst)
       insert_field (FLD_SVE_sz, &inst->value, aarch64_get_variant (inst), 0);
       break;
 
+    case sve_size_sd2:
+      insert_field (FLD_SVE_sz2, &inst->value, aarch64_get_variant (inst), 0);
+      break;
+
     case sve_size_hsd2:
       insert_field (FLD_SVE_size, &inst->value,
                    aarch64_get_variant (inst) + 1, 0);

diff --git a/opcodes/aarch64-dis.c b/opcodes/aarch64-dis.c
index 844c6ab68b2bfe8831478a9211a9da614f9e11d9..35576b3d2de06b608cdfeefdfbd65d34e51e2ef1 100644 (file)
--- a/opcodes/aarch64-dis.c
+++ b/opcodes/aarch64-dis.c
@@ -2810,6 +2810,10 @@ aarch64_decode_variant_using_iclass (aarch64_inst *inst)
       variant = extract_field (FLD_SVE_sz, inst->value, 0);
       break;
 
+    case sve_size_sd2:
+      variant = extract_field (FLD_SVE_sz2, inst->value, 0);
+      break;
+
     case sve_size_hsd2:
       i = extract_field (FLD_SVE_size, inst->value, 0);
       if (i < 1)

diff --git a/opcodes/aarch64-opc.c b/opcodes/aarch64-opc.c
index 23b1503eeb10933ee1cf9645b77f27e42acda755..1f85294e3bf992d95e48375d8021be401785f17d 100644 (file)
--- a/opcodes/aarch64-opc.c
+++ b/opcodes/aarch64-opc.c
@@ -314,6 +314,7 @@ const aarch64_field fields[] =
     { 10,  1 }, /* SVE_rot3: 1-bit rotation amount at bit 10.  */
     { 22,  1 }, /* SVE_sz: 1-bit element size select.  */
     { 17,  2 }, /* SVE_size: 2-bit element size, bits [18,17].  */
+    { 30,  1 }, /* SVE_sz2: 1-bit element size select.  */
     { 16,  4 }, /* SVE_tsz: triangular size select.  */
     { 22,  2 }, /* SVE_tszh: triangular size select high, bits [23,22].  */
     {  8,  2 }, /* SVE_tszl_8: triangular size select low, bits [9,8].  */

diff --git a/opcodes/aarch64-opc.h b/opcodes/aarch64-opc.h
index 8803bcaae4818a3dbf7a72cdff5d369d96f7e77d..8d181759288f61a04b387f612079f541c08d54da 100644 (file)
--- a/opcodes/aarch64-opc.h
+++ b/opcodes/aarch64-opc.h
@@ -141,6 +141,7 @@ enum aarch64_field_kind
   FLD_SVE_rot3,
   FLD_SVE_sz,
   FLD_SVE_size,
+  FLD_SVE_sz2,
   FLD_SVE_tsz,
   FLD_SVE_tszh,
   FLD_SVE_tszl_8,