projects
/
gram.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
50cb809
)
Remove we_n from xdr list
author
Jean THOMAS
<git0@pub.jeanthomas.me>
Mon, 3 Aug 2020 10:45:01 +0000
(12:45 +0200)
committer
Jean THOMAS
<git0@pub.jeanthomas.me>
Mon, 3 Aug 2020 10:45:01 +0000
(12:45 +0200)
examples/headless-ecpix5.py
patch
|
blob
|
history
diff --git
a/examples/headless-ecpix5.py
b/examples/headless-ecpix5.py
index b01063278941e21cdff9562d3539da142b6805c4..08be230baec11ad6aa62413a4787c78ad892b991 100644
(file)
--- a/
examples/headless-ecpix5.py
+++ b/
examples/headless-ecpix5.py
@@
-33,7
+33,7
@@
class DDR3SoC(SoC, Elaboratable):
self.ub = UARTBridge(divisor=868, pins=platform.request("uart", 0))
ddr_pins = platform.request("ddr3", 0, dir={"dq":"-", "dqs":"-"},
- xdr={"clk":4, "a":4, "ba":4, "clk_en":4, "
we_n":4, "
odt":4, "ras":4, "cas":4, "we":4})
+ xdr={"clk":4, "a":4, "ba":4, "clk_en":4, "odt":4, "ras":4, "cas":4, "we":4})
self.ddrphy = DomainRenamer("dramsync")(ECP5DDRPHY(ddr_pins))
self._decoder.add(self.ddrphy.bus, addr=ddrphy_addr)