projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
ff785cd
)
allow range for mux test
author
Miodrag Milanovic
<mmicko@gmail.com>
Mon, 1 Jun 2020 11:48:19 +0000
(13:48 +0200)
committer
Miodrag Milanovic
<mmicko@gmail.com>
Mon, 1 Jun 2020 11:48:19 +0000
(13:48 +0200)
tests/arch/ice40/mux.ys
patch
|
blob
|
history
diff --git
a/tests/arch/ice40/mux.ys
b/tests/arch/ice40/mux.ys
index 99822391d49d1d7e083ace0f992e3f5bf56cf641..2b661fd6b1a0fa5b58fd68070fc6e5926c502c8f 100644
(file)
--- a/
tests/arch/ice40/mux.ys
+++ b/
tests/arch/ice40/mux.ys
@@
-35,6
+35,7
@@
proc
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux16 # Constrain all select calls below inside the top module
-select -assert-count 11 t:SB_LUT4
+select -assert-min 11 t:SB_LUT4
+select -assert-max 12 t:SB_LUT4
select -assert-none t:SB_LUT4 %% t:* %D