projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
838ae1a
)
Uncomment IS_C_INVERTED parameter
author
Eddie Hung
<eddie@fpgeh.com>
Wed, 10 Jul 2019 23:23:15 +0000
(16:23 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Wed, 10 Jul 2019 23:23:15 +0000
(16:23 -0700)
techlibs/xilinx/abc_ff.v
patch
|
blob
|
history
diff --git
a/techlibs/xilinx/abc_ff.v
b/techlibs/xilinx/abc_ff.v
index 8bbdff6f4d7dfed58ac9faacb8faa2350cf37df5..d81f828e93ebccf3b031c332f0ef7a135bbbf4e5 100644
(file)
--- a/
techlibs/xilinx/abc_ff.v
+++ b/
techlibs/xilinx/abc_ff.v
@@
-26,7
+26,7
@@
endmodule
(* abc_box_id = 8, lib_whitebox, abc_flop = "FDRE,D,Q,\\$pastQ" *)
module \$__ABC_FDRE (output Q, input C, CE, D, R, \$pastQ );
parameter [0:0] INIT = 1'b0;
-
//
parameter [0:0] IS_C_INVERTED = 1'b0;
+ parameter [0:0] IS_C_INVERTED = 1'b0;
parameter [0:0] IS_D_INVERTED = 1'b0;
parameter [0:0] IS_R_INVERTED = 1'b0;
assign Q = (R ^ IS_R_INVERTED) ? 1'b0 : (CE ? (D ^ IS_D_INVERTED) : \$pastQ );