projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
3c7122c
)
Drive-by modernization in sat.cc
author
Claire Wolf
<claire@symbioticeda.com>
Tue, 9 Jun 2020 19:49:43 +0000
(21:49 +0200)
committer
Claire Wolf
<claire@symbioticeda.com>
Tue, 9 Jun 2020 20:48:26 +0000
(22:48 +0200)
Signed-off-by: Claire Wolf <claire@symbioticeda.com>
passes/sat/sat.cc
patch
|
blob
|
history
diff --git
a/passes/sat/sat.cc
b/passes/sat/sat.cc
index 6acdbc8001932f25f48796069b55781bab3015b4..e2fe5b846ada87f285cf3865cd1f94a1e182aa88 100644
(file)
--- a/
passes/sat/sat.cc
+++ b/
passes/sat/sat.cc
@@
-256,13
+256,13
@@
struct SatHelper
{
RTLIL::SigSpec big_lhs, big_rhs;
- for (auto
&it : module->wires_
)
+ for (auto
wire : module->wires()
)
{
- if (
it.second
->attributes.count(ID::init) == 0)
+ if (
wire
->attributes.count(ID::init) == 0)
continue;
- RTLIL::SigSpec lhs = sigmap(
it.second
);
- RTLIL::SigSpec rhs =
it.second
->attributes.at(ID::init);
+ RTLIL::SigSpec lhs = sigmap(
wire
);
+ RTLIL::SigSpec rhs =
wire
->attributes.at(ID::init);
log_assert(lhs.size() == rhs.size());
RTLIL::SigSpec removed_bits;